<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments on: A compact common-mode feedback loop &#124; using a PMOS triode device for CMFB</title>
	<atom:link href="http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/feed/" rel="self" type="application/rss+xml" />
	<link>http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/</link>
	<description>Tutorials and Insights in Electronics and Circuit Design</description>
	<lastBuildDate>Fri, 19 Mar 2010 03:10:53 +0000</lastBuildDate>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	
	<item>
		<title>By: Hassan</title>
		<link>http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/comment-page-1/#comment-111</link>
		<dc:creator>Hassan</dc:creator>
		<pubDate>Tue, 18 Nov 2008 23:37:44 +0000</pubDate>
		<guid isPermaLink="false">http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/#comment-111</guid>
		<description>By cascading I meant stacking transistors which you already calculated the limits. But the other point was that how much common feedback limits differential swing at the output.
For this structure to work, two PMOSs on top should be kept in triode, in case differential swing is higher than vdd-Vth  one of the two will be off while the other is still in triode. 
Second limit should be compared to what you calculated then smallest defines the differential swing. not matter what number we are targeting for diff. swing.

Regards,
     Hassan</description>
		<content:encoded><![CDATA[<p>By cascading I meant stacking transistors which you already calculated the limits. But the other point was that how much common feedback limits differential swing at the output.<br />
For this structure to work, two PMOSs on top should be kept in triode, in case differential swing is higher than vdd-Vth  one of the two will be off while the other is still in triode.<br />
Second limit should be compared to what you calculated then smallest defines the differential swing. not matter what number we are targeting for diff. swing.</p>
<p>Regards,<br />
     Hassan</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Poojan Wagh</title>
		<link>http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/comment-page-1/#comment-104</link>
		<dc:creator>Poojan Wagh</dc:creator>
		<pubDate>Tue, 18 Nov 2008 02:00:26 +0000</pubDate>
		<guid isPermaLink="false">http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/#comment-104</guid>
		<description>@Hassan:
Thanks for the comment.
Could you explain a little what you mean by cascoding effecting the differential swing?
Indeed, as you stated, the topology does not meet a full rail-to-rail swing.
As far as I can tell, the highest voltage on each of the outputs will be Vdd - Vtriode - VDSAT1 - VDSAT2, where VDSAT1 is the current source &#124;VGS - Vt&#124; and VDSAT2 is the cascode &#124;VGS - Vt&#124;. Depending on bandwidth and sensitivity to threshold shift, one can design VDSAT&#039;s to less than 200 mV. In addition, Vtriode can be (in fact, should be) made much less than the &#124;VGS - Vt&#124; of the triode device. Adding this all up, we&#039;re talking about a peak voltage about 250 mV from supply--which isn&#039;t bad.</description>
		<content:encoded><![CDATA[<p>@Hassan:<br />
Thanks for the comment.<br />
Could you explain a little what you mean by cascoding effecting the differential swing?<br />
Indeed, as you stated, the topology does not meet a full rail-to-rail swing.<br />
As far as I can tell, the highest voltage on each of the outputs will be Vdd &#8211; Vtriode &#8211; VDSAT1 &#8211; VDSAT2, where VDSAT1 is the current source |VGS &#8211; Vt| and VDSAT2 is the cascode |VGS &#8211; Vt|. Depending on bandwidth and sensitivity to threshold shift, one can design VDSAT&#8217;s to less than 200 mV. In addition, Vtriode can be (in fact, should be) made much less than the |VGS &#8211; Vt| of the triode device. Adding this all up, we&#8217;re talking about a peak voltage about 250 mV from supply&#8211;which isn&#8217;t bad.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Hassan</title>
		<link>http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/comment-page-1/#comment-103</link>
		<dc:creator>Hassan</dc:creator>
		<pubDate>Mon, 17 Nov 2008 23:38:41 +0000</pubDate>
		<guid isPermaLink="false">http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/#comment-103</guid>
		<description>Hi Poojan,
one main issue is that this will limit differetial output swing it two ways, 1 cascoding 2. peak more than vdd-Vt will trun off one side of two PMOSs in triode. in low voltage design is not acceptable unless where swing is not a problem.


Regards,
   Hassan</description>
		<content:encoded><![CDATA[<p>Hi Poojan,<br />
one main issue is that this will limit differetial output swing it two ways, 1 cascoding 2. peak more than vdd-Vt will trun off one side of two PMOSs in triode. in low voltage design is not acceptable unless where swing is not a problem.</p>
<p>Regards,<br />
   Hassan</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: The case for the trans-conducting LNA &#124; Circuit Design</title>
		<link>http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/comment-page-1/#comment-80</link>
		<dc:creator>The case for the trans-conducting LNA &#124; Circuit Design</dc:creator>
		<pubDate>Sat, 01 Nov 2008 20:08:32 +0000</pubDate>
		<guid isPermaLink="false">http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/#comment-80</guid>
		<description>[...] high output impedance of the LNA, a common-mode feedback circuit is necessary. I have detailed two ways of doing [...]</description>
		<content:encoded><![CDATA[<p>[...] high output impedance of the LNA, a common-mode feedback circuit is necessary. I have detailed two ways of doing [...]</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Poojan (Wagh) Blog :: The case for the trans-conducting LNA</title>
		<link>http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/comment-page-1/#comment-79</link>
		<dc:creator>Poojan (Wagh) Blog :: The case for the trans-conducting LNA</dc:creator>
		<pubDate>Sat, 01 Nov 2008 20:07:13 +0000</pubDate>
		<guid isPermaLink="false">http://www.circuitdesign.info/blog/2008/10/a-compact-common-mode-feedback-loop-using-a-pmos-triode-device-for-cmfb/#comment-79</guid>
		<description>[...] high output impedance of the LNA, a common-mode feedback circuit is necessary. I have detailed two ways of doing [...]</description>
		<content:encoded><![CDATA[<p>[...] high output impedance of the LNA, a common-mode feedback circuit is necessary. I have detailed two ways of doing [...]</p>
]]></content:encoded>
	</item>
</channel>
</rss>
